Exam Details
ISROElectronics & Communication Engineering 2012
Review the key details, then start the test when you are ready. You can also open the full package to see related papers.
Questions
80
Duration
180 mins
Package
ESE & GATE EC - Previous Year Papers
Paper pattern & analysis
Filter this paper by subject, topic or subtopic. Every graph updates from the selected questions.
Topic distribution
Subtopic distribution
Difficulty distribution
80questions
Medium
58
72.5%
Easy
13
16.3%
Hard
9
11.3%
Question type distribution
80questions
Multiple Choices
80
100%
Instructions
Demo Instruction
Syllabus
Sample
Sample questions from this paper
Questions are selected across the paper subjects wherever the paper contains that variety.
2012 · Unclassified
ISROElectronics & Communication Engineering 2012
1 cm3 of pure Germanium at 20 °C contains about 4.2×1022 atoms, 2.5×1013 free electrons and 2.5×1013 holes. 0.001% of Arsenic doping donates an extra 1017 free electrons in the same volume. The approximate number of holes in one cm3 in the doped semiconductor under equilibrium condition is:
2012 · Unclassified
ISROElectronics & Communication Engineering 2012
Measurement of Hall coefficient enables the determination of:
2012 · Unclassified
ISROElectronics & Communication Engineering 2012
Silicon is not suitable for fabrication of light emitting diodes because it is:
2012 · Unclassified
ISROElectronics & Communication Engineering 2012
The band gap of elements arranged in ascending order is:
2012 · Unclassified
ISROElectronics & Communication Engineering 2012
The following statements are made for NMOS and PMOS(1). The carrier mobility in NMOS is higher(2). PMOS require less area than NMOS(3). NMOS circuits are smaller than PMOS(4). PMOS are faster in switching.Of these, the true statements are:
2012 · Unclassified
ISROElectronics & Communication Engineering 2012
The following statements are made for FETs(1). In n-channel depletion mode MOS in the active region, the control voltage VGS is negative.(2). NMOS in depletion mode is cut off for VGS = 0(3). NMOS in enhance mode is cutoff for VGS = 0(4). There is no path between source and drain in the enhancement mode initially Of these, the true statements are: