My Cart
Your Cart 0

    Your cart is empty.

  • Total (Amount) ₹0.00
Exam Details

ESEElectronics & Communication Engineering PAPER 2 (TECHNICAL) 2018

Review the key details, then start the test when you are ready. You can also open the full package to see related papers.

Questions 250
Duration 180 mins
Package ESE & GATE EC - Previous Year Papers

Paper pattern & analysis

Filter this paper by subject, topic or subtopic. Every graph updates from the selected questions.

Explore previous papers
Showing all 250 questions in this paper.

Subject distribution

No subject classification is available.

Topic distribution

No topic classification is available.

Subtopic distribution

No subtopic classification is available.

Difficulty distribution

Medium 176 70.4%
Hard 43 17.2%
Easy 31 12.4%

Question type distribution

Multiple Choices 250 100%

Instructions

Demo Instruction

Syllabus

Sample

Sample questions from this paper

Questions are selected across the paper subjects wherever the paper contains that variety.

1
2018 · Unclassified
ESEElectronics & Communication Engineering PAPER 2 (TECHNICAL) 2018
Consider the following statements regarding the formation of P-N junctions:
1) Holes diffuse across the junction from P-side to N-side.
2) The depletion layer is wiped out.
3) There is continuous flow of current across the junction.
4) A barrier potential is set up across the junction. Which of the above statements are correct?
A
1 and 3
B
2 and 3
C
1 and 4
D
2 and 4
2
2018 · Unclassified
ESEElectronics & Communication Engineering PAPER 2 (TECHNICAL) 2018
Silicon devices can be employed for a higher temperature limit (190 ºC to 200 ºC) as compared to germanium devices (85 ºC to 100 ºC). With respect to this, which of the following is/are not correct?
1) Higher resistivity of silicon at higher temperature 2) Higher gap energy of Germanium compare to silicon
3) Lower intrinsic concentration of silicon with higher temperature
4) Use of silicon devices in high-power applications
Select the correct answer using the code given below:
A
1, 2 and 4
B
1, 2 and 3
C
2, 3 and 4
D
1, 3 and 4
3
2018 · Unclassified
ESEElectronics & Communication Engineering PAPER 2 (TECHNICAL) 2018
For an n-channel silicon JFET with a = 2 × 10–4 cm and channel resistivity r = 5Ω-cm, μn= 1300 cm2/V-s and ε0= 9 × 10–12 F/m, the pinch-off voltage, Vp, is nearly
A
2.30 V
B
2.85 V
C
3 .90 V
D
3 .25 V
4
2018 · Unclassified
ESEElectronics & Communication Engineering PAPER 2 (TECHNICAL) 2018
In tunnel diode, the Fermi level lies
A
inside valance band of p-type and inside conduction band of n-type semiconductors
B
in the energy band gap but closer to valence band of p-type semiconductors
C
in the energy band gap but above valence band of p-type and below conduction band of n-type semiconductors.
D
in the energy band gap but closer to conduction band of n-type semiconductors
5
2018 · Unclassified
ESEElectronics & Communication Engineering PAPER 2 (TECHNICAL) 2018
The hFE values in the specification sheet of a transistor are hFE(max) = 225 and hFE(min) = 64 . What value of hFE is to be adopted in practice?
A
64
B
100
C
120
D
225
6
2018 · Unclassified
ESEElectronics & Communication Engineering PAPER 2 (TECHNICAL) 2018
A transistor is connected in CE configuration with VCC = 10V. The voltage drop across the 600Ω resistor in the collector circuit is 0.6 V. If α = 0.98, the base current is nearly.
A
6 .12 mA
B
2.08 mA
C
0.98 mA
D
0.02 mA